


- 1 Adapters
- 2 Hardware Accelerators
  - ➔ FPGA-GPU combination
- 3 Host memory




## Conventional system




```

cudaDeviceGetAttribute (xxx);
cudaMemcpy (ibuff,bufferA, size, cudaMemcpyDeviceToHost);
// obuff = 2*ibuff
vector_add<<<4*numBlocks,numThreadsPerBlock>>>(ibuff,obuff,vector_size);
cudaMemcpy (bufferB, obuff, size, cudaMemcpyHostToDevice);
cudaDeviceSynchronize ();
    
```





## Conventional system





## Memory Allocation:

- Unified memory mode
- Store within GPU memory space

## Advantage:


- No redundant copy at host memory
- Speedup with NVLink and CAPI/OC

## CAPI/OpenCAPI system







## Conventional system



```
cudaDeviceGetAttribute (xxx);
cudaMemcpy (ibuff,bufferA, size, cudaMemcpyDeviceToHost);
// obuff = 2*ibuff
vector_add<<<4*numBlocks,numThreadsPerBlock>>> (ibuff,obuff,vector_size);
cudaMemcpy (bufferB, obuff, size, cudaMemcpyHostToDevice);
cudaDeviceSynchronize ();
```



## CAPI/OpenCAPI system



```
cudaDeviceGetAttribute (xxx);

// obuff = 2*ibuff
vector_add<<<4*numBlocks,numThreadsPerBlock>>> (ibuff,obuff,vector_size);

cudaDeviceSynchronize ();
```

### Using Host-GPU unified memory:

- Double the bandwidth and cut by 2 the latency
- Not depending on GPU interface used → no reprogramming needed




- 1 Adapters
- 2 Hardware Accelerators
  - ➔ FPGA-GPU combination
- 3 Host memory



- 1 Adapters
- 2 Hardware Accelerators
- 3 Host memory
  - ➔ OMI: New memories around a universal bus
  - ➔ Work with pools of memories







*OMI = bandwidth of HBM at DDR latency, Capacity and Cost*

## Memory Interface Comparison

### OMI, the ideal Processor Shared Memory Interface!

Specification	LRDIMM DDR4	DDR5	HBM2E(8-High)	OMI
Protocol	Parallel	Parallel	Parallel	Serial
Signalling	Single-Ended	Single-Ended	Single-Ended	Differential
I/O Type	Duplex	Duplex	Simplex	Simplex
LANES/Channel (Read/Write)	64	32	512R/512W	8R/8W
LANE Speed	3,200MT/s	6,400MT/s	3,200MT/s	32,000MT/s
Channel Bandwidth (R+W)	25.6GB/s	25.6GB/s	400GB/s	64GB/s
Latency	41.5ns	?	60.4ns	45.5ns
Driver Area / Channel	7.8mm <sup>2</sup>	3.9mm <sup>2</sup>	11.4mm <sup>2</sup>	2.2mm <sup>2</sup>
Bandwidth/mm <sup>2</sup>	3.3GB/s/mm <sup>2</sup>	6.6GB/s/mm <sup>2</sup>	35GB/s/mm <sup>2</sup>	33.9GB/s/mm <sup>2</sup>
Max Capacity / Channel	64GB	256GB	16GB	256GB
Connection	Multi Drop	Multi Drop	Point-to-Point	Point-to-Point
Data Resilience	Parity	Parity	Parity	CRC

**DDR:** low BW per Die/Area  
**HBM:** expensive + capacity limited  
**CXL.mem, OpenCAPI, CCIX, GenZ:**  
 high latency, far memory

Similar Bandwidth/mm<sup>2</sup>  
 provides an opportunity for  
 an HBM Memory with an OMI  
 Interface on its logic layer.


Brings Flexibility and  
 Capacity options to  
 Processors with HBM  
 Interfaces!



Allan Cantle's full presentation at <https://youtu.be/c0DuGSwDpqY>




# System Composability: PowerAXON & Open Memory Interfaces




PowerAXON corner  
4x8 @ 32 GT/s

Multi-protocol  
“Swiss-army-knife”  
Flexible / Modular Interfaces



Built on best-of-breed  
Low Power, Low Latency,  
High Bandwidth  
Signaling Technology




OMI edge  
8x8 @ 32 GT/s

6x bandwidth / mm<sup>2</sup>  
compared to DDR4  
signaling

IBM POWER10



# Data Plane Bandwidth and Capacity: Open Memory Interfaces



(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)

**IBM POWER10**




# System Enterprise Scale and Bandwidth: SMP & Main Memory

Multi-protocol  
 “Swiss-army-knife”  
 Flexible / Modular Interfaces

Allocate the bandwidth  
 however you need to use it

Build up to 16 SCM socket  
 Robustly Scalable  
 High Bisection Bandwidth  
 “Glueless” SMP




(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)

IBM POWER10



# System Heterogeneity and Data Plane Capacity: OpenCAPI

OpenCAPI attaches FPGA  
or ASIC-based Accelerators  
to POWER10 host with  
High Bandwidth and Low Latency




(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)

IBM POWER10



## Pod Composability: PowerAXON Memory Clustering



(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)

# IBM POWER10



# Memory Clustering: Distributed Memory Disaggregation and Sharing

Use case: Share load/store memory amongst directly connected neighbors within Pod

Unlike other schemes, memory can be used:

- As low latency local memory
- As NUMA latency remote memory

Example: Pod = 8 systems each with 8TB


Workload A Rqmt: 4 TB low latency

Workload B Rqmt: 24 TB relaxed latency

Workload C Rqmt: 8 TB low latency plus 16TB relaxed latency

All Rqmts met by configuration shown

POWER10 2 Petabyte memory size enables much larger configurations



IBM POWER10


(Memory cluster configurations show processor capability only, and do not imply system product offerings)



# Data Centric



## Generic System Level “Domain Specific Architecture”







- *Know more about accelerators ?*
- *See a live demonstration?*
- *Access to a server?*
- *Do a benchmark ?*
- *Get answers to your questions?*

**Paul Scherrer Institute :** [filip.leonarski@psi.ch](mailto:filip.leonarski@psi.ch)

**IBM local partner:** [lclavien@inno-boost.com](mailto:lclavien@inno-boost.com)

**IBM OpenCAPI team :**  
[alexandre.castellane@fr.ibm.com](mailto:alexandre.castellane@fr.ibm.com) - [bruno.mesnet@fr.ibm.com](mailto:bruno.mesnet@fr.ibm.com) - [fabrice\\_moyen@fr.ibm.com](mailto:fabrice_moyen@fr.ibm.com)

**OpenCAPI Repository:** <https://github.com/OpenCAPI/oc-accel>

**More about decoupling compute with OMI:** <https://youtu.be/c0DuGSwDpqY> or <https://openmemoryinterface.org/>

