

Revisions	Designer	Description
01_01A	DEBIEUX	Initial revision
02_01A	DEBIEUX	TCA modified : inversion of 100 MHz signal (U160), low-pass RC added at XTAL output AFE modified : 100 Ohms termination added at TCAL ends

University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH-1211 GENEVE 4

UNIVERSITÉ DE GENÈVE


32-channel DRS4 Acquisition Board

TOP

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
------------	-------------------	----------------	----------

Friday, October 14, 2016


Sheet 1 of 60




WARNING:
LVDS, MAX 1.8V

WARNING:
1.8V LOGIC LEVEL
FOR SPI BUS

IMPORTANT:
low ESR capacitors
required


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ADC			
		Schematic Path = /ADC_1	
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet 2 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 3 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_2			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 4 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_3			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 5 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_4			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 6 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_5			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 7 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_6			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 8 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_7			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 9 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/AFE_8			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 10 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 11 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_2			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 12 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_3			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 13 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_4			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 14 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_5			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 15 of 60	




SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)

Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_6			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 16 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_7			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 17 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/AFE_8			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 18 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 19 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_2			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 20 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_3			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 21 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_4			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 22 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_5			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 23 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_6			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 24 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_7			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 25 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/AFE_8			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 26 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 27 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_2			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 28 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_3			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 29 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_4			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 30 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_5			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 31 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_6			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 32 of 60	




Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.

SELECTION TABLE

SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_7			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 33 of 60	





Inversion to allow a -0.9V to +0.1V input range
 This is a constraint from the DRS4 readout buffer that cannot handle differential input below -0.55V.


SELECTION TABLE


SEL_IN	SEL_CAL	Output/Function
0	0	Timing Calibration
0	1	Voltage Calibration
1	X	Input Signal (SiPM)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board ANALOG FRONT-END STAGE Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/AFE_8			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Monday, October 03, 2016		Sheet 34 of 60	





University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board CLOCK MUX/BUFFER			
Schematic Path = /DRS4X32CH_1/CLK_1			
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet	
		35 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board DAC8 Schematic Path = /DRS4X32CH_1/DAC8_1			
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet 36 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board CONNECTION TO DDL LINK CONCENTRATOR			
Schematic Path = /DDL_1		Rev PCB 02A	
Size A3	DWG NO DPNC342	Rev PCBA	Sheet 02A
Thursday, September 29, 2016		37 of 60	





University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4


UNIVERSITÉ DE GENÈVE

32-channel DRS4 Acquisition Board
 DRS4
 Schematic Path = /DRS4X32CH_1/DRS4X8CH_1/DRS4_1

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet 38 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board DRS4			
Schematic Path = /DRS4X32CH_1/DRS4X8CH_2/DRS4_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA Sheet
Thursday, September 29, 2016		39 of 60	





University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4


UNIVERSITÉ DE GENÈVE

32-channel DRS4 Acquisition Board
 DRS4
 Schematic Path = /DRS4X32CH_1/DRS4X8CH_3/DRS4_1

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet 40 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board DRS4			
Schematic Path = /DRS4X32CH_1/DRS4X8CH_4/DRS4_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA Sheet
Thursday, September 29, 2016		41 of 60	




University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4

UNIVERSITÉ DE GENÈVE

32-channel DRS4 Acquisition Board
 DRS4 X4
 Schematic Path = /DRS4X32CH_1

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet	42 of 60




University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4

UNIVERSITÉ DE GENÈVE

32-channel DRS4 Acquisition Board
 8-Analog Front-End + DRS4 Schematic Path = /DRS4X32CH_1/DRS4X8CH_1

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Tuesday, October 04, 2016		Sheet	43 of 60




University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4

UNIVERSITÉ DE GENÈVE

32-channel DRS4 Acquisition Board
 8-Analog Front-End + DRS4 Schematic Path = /DRS4X32CH_1/DRS4X8CH_2

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Tuesday, October 04, 2016		Sheet	44 of 60



University of Geneva


UNIVERSITÉ DE GENÈVE

DPNC
24 quai Ernest-Ansermet
CH1211 GENEVE 4

32-channel DRS4 Acquisition Board

8-Analog Front-End + DRS4 Schematic Path = /DRS4X32CH_1/DRS4X8CH_3

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Tuesday, October 04, 2016		Sheet	45 of 60




University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4

UNIVERSITÉ DE GENÈVE


32-channel DRS4 Acquisition Board
 8-Analog Front-End + DRS4 Schematic Path = /DRS4X32CH_1/DRS4X8CH_4

Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Tuesday, October 04, 2016		Sheet	46 of 60



DRSIN1	A3
DRSIN2	A2
DRSIN3	A1
DRSIN4	A0
DRSIN5	RSRLOAD
DRSIN6	SRCLK
DRSIN7	SRIN
DRSIN8	DWRITE
DRSIN9	DENABLE
DRSIN10	WSRIN
DRSxOUT1	SROUT
DRSxOUT2	WSROUT
DRSxOUT3	PLLLCK





Cyclone V 5CEBA7F23
 VERSION : 1.1
 PAGE : 2 of 10
 DATE : JUN_2012




Cyclone V 5CEBA7F23
 VERSION : 1.1
 PAGE : 3 of 10
 DATE : JUN_2012




University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board FPGA - DRS4 + TRIG + ADC (1/4)			
Size A3		DWG NO DPNC342	
Thursday, September 29, 2016		Sheet 47 of 60	
Rev PCB 02A		Rev PCBA 02A	





Cyclone V 5CEBA7F23
 VERSION : 1.1
 PAGE : 4 of 10
 DATE : JUN_2012



Cyclone V 5CEBA7F23
 VERSION : 1.1
 PAGE : 5 of 10
 DATE : JUN_2012



Cyclone V 5CEBA7F23
 VERSION : 1.1
 PAGE : 7 of 10
 DATE : JUN_2012



University of Geneva


DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4

UNIVERSITÉ DE GENÈVE



32-channel DRS4 Acquisition Board
 FPGA - MCU + CLOCKS (2/4)

Schematic Path = /FPGA_1



Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet	48 of 60



Cyclone V 5CEBA7F23
 VERSION : 1.1
 PAGE : 6 of 10
 DATE : JUN_2012



FPGA I/O NEED TO BE CONFIGURED WITH PULL-UP AND BOARDID BE INVERTED TO REFLECT CORRECT ENCODING



Cyclone V 5CEBA7F23
 VERSION : 1.1
 PAGE : 8 of 10
 DATE : JUN_2012

University of Geneva

DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4

UNIVERSITÉ DE GENÈVE

32-channel DRS4 Acquisition Board









FPGA - DDL + USER IO + EEPROM + CONFIG
 BOARDID + RESET + LEDS (3/4)

Schematic Path = /FPGA_1

Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	




Thursday, September 29, 2016

Sheet 49 of 60




University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board FPGA - POWER SUPPLY + NC/DNU (4/4)			
Schematic Path = /FPGA_1		Rev PCB 02A	Rev PCBA
Size A3	DWG NO DPNC342	Thursday, September 29, 2016	Sheet 50 of 60

POWER SUPPLIES




USB




* OTG_ID pin can be left unconnected if FX3 is used as a USB device only. This pin must be connected to ground if you are using FX3 as a dual role device.

JTAG/EEPROM








Write protected when on VCC (ON)
Write allowed when on GND (OFF)


University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		UNIVERSITÉ DE GENÈVE	
32-channel DR54 Acquisition Board MICROCONTROLLER (1/2)			
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet	
		51	of 60




FIFO INTERFACE



CLOCK



BOOT MODE



PMODE[2:0] Pins			Boot Option
PMODE[2]	PMODE[1]	PMODE[0]	
Z	0	0	Sync ADMUX (16-bit)
Z	0	1	Async ADMUX (16-bit)
Z	0	Z	Async SRAM (16-bit)
1	Z	Z	I ² C
Z	1	Z	I ² C; On Failure, USB Boot is Enabled
0	Z	1	SPI; On Failure, USB Boot is Enabled


University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4


UNIVERSITÉ DE GENÈVE


32-channel DRS4 Acquisition Board
 MICROCONTROLLER (2 / 2)


Schematic Path = /MICRO_1


Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet	
		52 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board NIM_TO_LVTTL Schematic Path = /NTL_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet 53 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board LVTTTL_TO_NIM			
		Schematic Path = /LTN_1	
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet	
		54 of 60	





University of Geneva
 DPNC
 24 quai Ernest-Ansermet
 CH1211 GENEVE 4


UNIVERSITÉ DE GENÈVE


32-channel DRS4 Acquisition Board
 POWER (1/2)
 Schematic Path = /PWR_1




Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, September 29, 2016		Sheet	55 of 60





University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board POWER (2/2) Schematic Path = /PWR_1			
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet	56 of 60





University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board TIMING CALIBRATION - SOURCE Schematic Path = /DRS4X32CH_1/TCA_1			
Size A3	DWG NO DPNC342	Rev PCB 02A	Rev PCBA
Thursday, October 06, 2016		Sheet 57 of 60	




University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board USER LVDS I/O Schematic Path = /USRIO_1			
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet 58 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board VME P1 CONNECTOR Schematic Path = /VMECON_1			
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet 59 of 60	



University of Geneva DPNC 24 quai Ernest-Ansermet CH1211 GENEVE 4		 UNIVERSITÉ DE GENÈVE	
32-channel DRS4 Acquisition Board 0.7V VOLTAGE REFERENCE Schematic Path = /DRS4X32CH_1/REF_1			
Size	DWG NO	Rev PCB	Rev PCBA
A3	DPNC342	02A	
Thursday, September 29, 2016		Sheet	60 of 60